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128-Bit Multicomparator
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Abstract–A 128-bit multicomparator was designed to perform the
search-sort function on arbitrary length data strings. Devices can be
cascaded for longer block lengths or paralleled for bit-parallel, word-
seriai applications. The circuit utilizes a 3-phase static-dynamic shift
register cell for data handling and a unique gated EXCLUSIVE-NORcircuit
to accomplish the compare function. The compare operation is per-
formed bit parallel between a “data” register and a “key” register with
a third “mask” register containing DON’T CARE bits that disable the com-
parator. The multicomparator was fabricated using p-channel silicon-
gate metal-oxide-semiconductor (MOS) technolo~ on a 107 X 150
mil chip containing 3350 devices. With transistor-transistor logic
(TTL) input, data rates in excess of 2 MHr have been attained. The
average power dissipation was 250 mW in the dynamic mode and 300
mW in the static mode.
intrOdUCtiOn
oVER the past several years, there have been significantamounts of energy devoted to the fabrication of larger
and faster semiconductor memories and conventional
central processing units (CPU’s) in chip form. In the process,
many other applications of large-scale integration (LSI) to
computer architecture have been neglect ed [1]. LSI has re-
moved the technological distinction between logic and
memory. It is now economically feasible to decentralize the
CPU of a computer by replacing much of its maintenance
software with functiomd hardware to improve system effi-
ciency. Presently, an inordinate amount of processing time is
spent on organizing and accessing files in peripherals. Periph-
erals are usually controlled directly by the CPU and have
little or no associated logic of their own. A great improve-
ment in this situation can be made by developing peripheral
logic units. This would allow each peripheral to accomplish
its own internal processing and thus reduce CPU housekeeping
duties. This paper describes a 128-bit multicomparator that is
designed to perform the search-sort function.
The block diagram of the multicomparator is shown in Fig, 1.
The circuit consists of three independently clocked static-
dynamic shift registers with associated EXCLUSIVE-NOR gat-
ing. In operation, the device indicates a match between the
data word and the unmasked bits of the key word. The multi-
comparator is loaded with a key word by serially shifting the
word into the key register and locking the register in static
mode. While the key word is being loaded, the comparator is
enabled by entering zerosl in the appropriate locations of the
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1voltage convention: high–”! “-VDD, 1ow–’’O”- VCC. Note that
since VDD is negative for p-channel MOS and positive for n-MOS
transistor-transistor logic (TTL) levels may or may not have reverse
polarity depending on the processing used.
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Fig. 1. Block diagram of multicomparator.
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Fig. 2, Possible connections of multicomparator.
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mask register. Masking allows the multicomparator to search
for bit strings of varying length and composition. For example,
assume it is necessary to search for all words containing a
specific 113 -bit code. By entering the 113-bit code in the key
register and masking out the rest of the comparator, the multi-
comparator is conformed to search for this code wherever it
occurs in the data fde. Once the multicomparator is loaded
with “key” and “mask” words, the file being searched is
serially shifted through the data register. The data words are
compared in bit parallel with the unmasked bits of the key
word as they pass through the data register. When a match is
found, the compare output goes high.
Large multicomparators can be constructed of the 128-bit
circuits. Cascaded [Fig. 2(a)] , the comparator can be used to
search for words longer than 128 bits. By implementing multi-
comparators in parallel [Fig. 2(b)] , a word-serial, bit-parallel
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organization is achieved which is completely compatible with
byte oriented machines. For example, an arbitrary length
string of ASCII characters (such as one line of a source listing)
can be easily searched using this technique, making the device
ideal for indexing, test, etc.
There are many applications for the multicomparator in
machine construction. As a result of its serial-searclh nature,
the multicomparator is ideally suited to interface serial-access
devices such as tapes or “&sks. For example, a “smart disk” can
be constructed which has as a part of its instruction set, “find
the following string.” The specification of the string of course
would rdlow DON’T CARES to mask out certain fields, For
example, bin sorting could be accomplished in this manner.
This capability coupled with a standard microprocessor would
provide a disk capable of doing a large fraction of the string
manipulation now done by CPU’S. Such string manipulation
capability on the word level would be useful in text processing
applications. Many of the Snobol-type instructions can be
directly implemented using the search chip as input to the
processor.
CHIP DESIGN
The multicomparator was fabricated using p-channel silicon-
gate metal-oxide-semiconductor (MOS) technology [2]. Since
the circuit was designed with applications in computer periph-
erals in mind, an MOS clock rate of 2 MHz was adequate and
MOS technology allowed a high packing density in combina-
tion with high yield. n-MOS processing can be used with the
same design, with approximately 2; X performance advant age.
The multicomparator utilizes a 3-phase static-dynamic shift
register cell [Fig. 3(a)]. The static feature is attained by
adding a clocked feedback transistor to a standard 2-phase
dynamic shift register cell. The clocking diagram is shown in
Fig, 3(b), In dynamic operation, @l and @2 are clocked se-
quentially while 03 is kept low. 03 serves as the clamping
clock which holds data in the shift register. During static
operation, @l is low (isolating each cell of the shift register)
and both 02 and 03 are high. 43 gates the output of an ele-
ment back to the input, and hence during the transition be-
tween modes of operation, $3 must be delayed somewhat
from @z to avoid an undefined data state. In practice, one
may use a delayed @2 as @3 for both static and dynamic
operation.
A unique five device activated EXCLUSIVE-NOR gate was
implemented to perform the compare operation [Fig. 4(a)].
The cross-coupled structure was chosen over the standard
EXCLUSIVE-NOR circuit for layout simplicity. However, the
operation is similar to an EXCLUSIVE-NOR gate with the addi-
tion of an activating transistor [Fig. 4(b)]. When the activat-
ing transistor is on, the comparator is operational. When off,
the comparator is disabled and the compare output indicates
a match irrespective of comparator inputs. Note that the
match state is a lo~cal ONE, hence when several EXCLUSIVE-
NOR gates are connected in parallel to construct a comparator,
only one not-compare element is necessary to pulll the com-
pare line down to the low state.
The maximum operating speed of the comparator is set by
the compare line capacitance and its associated pickup de-
vice resistance. A single not-compare bit must be able to pull
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Fig. 5. Fult schematic of one bit slice of the multicomparator.
the compare line down in one clock cycle. With the compara-
tor shown, the compare line capacitance for one row of 32
cells is approximately 2 pF and the ON resistance of the 3
series comparator transistors is about 6 kfl. Hence the time
constant of a low going not-compare output from one row is
approximately 12 ns. However, for a high going (compare)
signal, the time constant is set by the 60 kfl pull-up resistor
at the end of the compare line, Thus the high going time con-
stant is much larger (-120 ns), For this reason, the chip was
arranged in four independent rows of 32 bits each. The four
compare lines were NANDed to avoid paralleling the line capa-
citances and hence maintain the data rate achievable with the
basic 32-bit row.
The schematic of one bit of the multicomparator is shown in
Fig. 5. The circuit is composed of three static-dynamic shift
registers for data handling and an EXCLUSIVE-NOR gate to ac-
complish the compare function. The unit cell was laid out
using conservative design rules (1 O-p metal lines with 10-p
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Fig. 6, Photomicrograph of multicomparator chip.
DATA INPUT
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Fig. 7. Oscilloscope photo of multicomparator output with pseudoran-
dom data input. Note: Compare pulse when data are aligned with in-
ternal stored-bit pattern.
metal-to-metal spacing). On silicon, the unit cell measures
91 X 470 p. Photomicrographs of the 128-bit multicompara-
tor unit cell and chip layout are shown in Fig. 6. Each shift
register has independent clocks and separate output pads. The
3350 device multicomparator is 107 X 150 roils and has 18
bonding pads.
PERFORMANCE CHARACTERISTICS
A typical device characterization was carried out by enter-
ing a 128-bit data word composed of a pseudorandom se-
quence of ones and zeros in the key register. The comparator
was enabled by simultaneously entering zeros in the mask
register. The 128-bit data word was then cycled through the
data register. Only when alignment between the cycling data
word and its stored counterpart was achieved did match occur
(Fig. 7). As expected, the compare pulses had a width equal
to the time increment between @2 and @l and recorded every
128 even pulses. When all ones are entered in the mask re@-
ter, the comparator is disabled and the compare output is high
(indicating a match) since there are no unmasked bits to dis-
agree with the data register.
The multicomparator operates over a wide range of voltages
with a TTL input. Fig. 8 shows the operational range of the
multicomparat or at a clock frequency of 2 MHz. The clocks had
a 25 percent duty cycle and were symmetrically spaced in time.
V& was set at +5 V with V@referenced to it. The minimum
supply voltage is set by two MOS thresholds (approximately
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Fig. 8. Operational range of p-channel multicomparator chip.
TABLE I
Parameter Performan.cea
Clock rate
Dynamic supply current
Static supply current
Clock leakage current (01 )
Clock leakage current (@z)
Clock capacitance (01)
Clock capacitance (1#2)
Clock capacitance (03)
Interlock capacitance
Input capacitance
Output capacitance
0.0001-2 MHz
25 mA
30 mA
120 nA
300 nA
40 pF
60 PF
40 pF
7 PF
10PF
10PF
aTest Conditions:
T= 23”C, V’cc= 5 V, VDD = -5 V,
V@L= -+5V, V@H‘ -5 V, Vinput = 0.5 V.
2 V in the p-MOS process used). The maximum clock voltage
was set by the onset of inversion under the field oxide. At
high power supply voltages, the clock voltages were approxi-
mately one threshold less than V& - VDD.
The multicomparator performance characteristics are sum-
marized in Table I.
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